Part Number Hot Search : 
LBN14057 CPC1909J MSM6983 2SK14 KF147 MSM6983 Z5226B 2N5401C
Product Description
Full Text Search
 

To Download MT48LC8M16A2 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 PRELIMINARY
128Mb x16 SDRAM Addendum
SYNCHRONOUS DRAM
FEATURES
* Supports PC100 and PC133 functionality * Fully synchronous; all signals registered on positive edge of system clock * Internal pipelined operation; column address can be changed every clock cycle * Internal banks for hiding row access/precharge * Programmable burst lengths: 1, 2, 4, 8, or full page * Auto Precharge, includes CONCURRENT AUTO PRECHARGE, and Auto Refresh Modes * Self Refresh Mode; standard and low power * LVTTL-compatible inputs and outputs * Single +3.3V 0.3V power supply * 64ms, 4,096-cycle refresh
MT48LC8M16A2 - 2 MEG X 16 X 4 BANKS
For the latest data sheet, please refer to the Micron Web site: www.micron.com/dramds
ADDENDUM CHANGES
The standard 128Mb SDRAM data sheets also pertain to the x16 device and should be referenced for a complete description of SDRAM functionality and operating modes. However, to meet the faster speed grades, some of the AC timing parameters are slightly different. This addendum data sheet will concentrate on the key differences required to support the enhanced speeds. The Micron 128Mb data sheet provides full specifications and functionality unless specified herein.
8 MEG X 16 Configuration Refresh Count Row Addressing Bank Addressing Column Addressing 2 Meg x 16 x 4 banks 4K 4K (A0-A11) 4 (BA0, BA1) 512 (A0-A8)
OPTION
* Configuration 8 Meg x 16 (2 Meg x 16 x 4 banks) WRITE Recovery (tWR) t WR = "2 CLK"1 * Package Plastic Package - OCPL2 54-pin TSOP II (400 mil) * Timing (Cycle Time) 6.0ns @ CL = 3 * Self Refresh Standard * Operating Temperature Range Commercial (0oC to +70oC)
NOTE: 1. Refer to Micron Technical Note: TN-48-05. 2. Off-center parting line.
MARKING
8M16 A2
KEY TIMING PARAMETERS
TG -6A None None
SPEED GRADE -6A CLOCK FREQUENCY 167 MHz ACCESS TIME CL = 3* 5.4ns SETUP TIME 1.5ns HOLD TIME 0.8ns
Part Number:
MT48LC8M16A2TG-6A
x16 Addendum MT48LC8M16A2_addendum.fm - Rev. 7/02
1
Micron Technology, Inc., reserves the right to change products or specifications without notice. (c)2002, Micron Technology Inc.
PRODUCTS
AND SPECIFICATIONS DISCUSSED HEREIN ARE FOR EVALUATION AND REFERENCE PURPOSES ONLY AND ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE. PRODUCTS ARE ONLY WARRANTED BY MICRON TO MEET MICRON'S PRODUCTION DATA SHEET SPECIFICATIONS.
PRELIMINARY
128Mb x16 SDRAM Addendum
IDD SPECIFICATIONS AND CONDITIONS
Notes: 1, 5, 6, 11, 13; notes appear in the standard data sheet; VDD/VDDQ = +3.3V 0.3V
PARAMETER/CONDITION Operating Current: Active Mode; Burst = 2; READ or WRITE; tRC = tRC (MIN) Standby Current: Power-Down Mode; All banks idle; CKE = LOW Standby Current: Active Mode; CKE = HIGH; CS# = HIGH; All banks active after tRCD met; No accesses in progress Operating Current: Burst Mode; Continuous burst; READ or WRITE; All banks active Auto Refresh Current CKE = HIGH; CS# = HIGH Self Refresh Current: CKE 0.2V
SYMBOL IDD1 IDD2 IDD3
-6A 170 2 50
UNITS mA mA mA
NOTES 3, 18, 19, 32 32 3, 12, 19, 32
IDD4
t t
165 330 3 2
mA mA mA mA
RFC = tRFC (MIN) RFC = 15.625s
IDD5 IDD6 IDD7
Standard
3, 18, 19, 32 3, 12, 18, 19, 32, 33 4
x16 Addendum MT48LC8M16A2_addendum.fm - Rev 7/02
2
Micron Technology, Inc., reserves the right to change products or specifications without notice. (c)2002, Micron Technology Inc.
PRELIMINARY
128Mb x16 SDRAM Addendum
ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS
Notes 5, 6, 8, 9,11; Notes appear on in the standard data sheet
AC CHARACTERISTICS PARAMETER Access time from CLK (pos. edge) Address hold time Address setup time CLK high-level width CLK low-level width Clock cycle time CKE hold time CKE setup time CS#, RAS#, CAS#, WE#, DQM hold time CS#, RAS#, CAS#, WE#, DQM setup time Data-in hold time Data-in setup time Data-out high-impedance time Data-out low-impedance time Data-out hold time (load) Data-out hold time (no load) ACTIVE to PRECHARGE command ACTIVE to ACTIVE command period ACTIVE to READ or WRITE delay Refresh period (4,096 rows) AUTO REFRESH period PRECHARGE command period ACTIVE bank a to ACTIVE bank b command Transition time WRITE recovery time1
t t
t
-6A SYMBOL CL = 3
t
MIN 0.8 1.5 2.5 2.5 6 0.8 1.5 0.8 1.5 0.8 1.5
MAX 5.4
UNITS ns ns ns ns ns ns ns ns ns ns ns ns
NOTES 27
AC(3)
t
AH AS CL CH
t t
t
CL = 3
t
CK(3) CKH CKS
t
23
t
t
CMH CMS
t
t
DH DS LZ
t
CL = 3
t
HZ(3)
t t
5.4 1 3 1.8 42 60 18 64 60 18 12 0.3 1 CLK + 6ns 12 67 1.2 120,000
ns ns ns ns ns ns ns ms ns ns ns ns ns ns ns
10
OH
OHN RAS
t
28
t
RC
RCD REF RP
t
t t
RFC
t
RRD T
7
tWR
Exit SELF REFRESH to ACTIVE command
NOTE:
t
XSR
25 20
1. Auto precharge mode only. The precharge timing budget (tRP) begins 6ns for -6A after the first clock delay, after the last WRITE is executed. May not exceed limit set for precharge mode.
x16 Addendum MT48LC8M16A2_addendum.fm - Rev 7/02
3
Micron Technology, Inc., reserves the right to change products or specifications without notice. (c)2002, Micron Technology Inc.
PRELIMINARY
128Mb x16 SDRAM Addendum
AC FUNCTIONAL CHARACTERISTICS
Notes appear in the standard data sheet.
PARAMETER READ/WRITE command to READ/WRITE command CKE to clock disable or power-down entry mode CKE to clock enable or power-down exit setup mode DQM to input data delay DQM to data mask during WRITEs DQM to data high-impedance during READs WRITE command to input data delay Data-in to ACTIVE command Data-in to PRECHARGE command Last data-in to burst STOP command Last data-in to new READ/WRITE command Last data-in to PRECHARGE command LOAD MODE REGISTER command to ACTIVE or REFRESH command Data-out to high-impedance from PRECHARGE command (CL=3)
NOTE:
SYMBOL
t t
-6A SPEED 1 1 1 0 0 2 0 5 2 1 1 2 2 3
UNITS
t t t t t t t t t t t t t t
NOTES 17 14 14 17 17 17 17 15, 211 16, 21 17 17 16, 21 26 17
CCD PED
CK CK CK CK CK CK CK CK CK CK CK CK CK CK
CKED
t
t t
DQD DQZ DAL DPL BDL CDL RDL
DQM DWD
t
t t
t
t t t t t
MRD
ROH(3)
1. The Note 21 in the standard data sheet does not apply for this speed grade and should read "Based on tCK = 6ns"
DATA SHEET DESIGNATION
Preliminary: This data sheet contains initial characterization limits that are subject to change upon full characterization of production devices.
(R)
8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992
Micron and the M logo are registered trademarks and the Micron logo is a trademark of Micron Technology, Inc.
x16 Addendum MT48LC8M16A2_addendum.fm - Rev 7/02
4
(c)2002, Micron Technology Inc.


▲Up To Search▲   

 
Price & Availability of MT48LC8M16A2

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X